|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
this is information on a product in full production. march 2012 doc id 022564 rev 1 1/30 1 M24C16-125 m24c08-125 m24c04-125 m24c02-125 automotive 16-kbit, 8-kbit, 4-kbit and 2-kbit serial i2c bus eeprom datasheet ? production data features compatible with i2c bus modes: ? 400 khz fast mode ? 100 khz standard mode memory array: ? 2 kb, 4 kb, 8 kb, 16 kb of eeprom ? page size: 16 bytes write ? byte write within 5 ms ? page write within 5 ms single supply voltage: ? 2.5 v to 5.5 v operating temperature range: -40c up to +125c random and sequential read modes automatic address incrementing write protect of the whole memory array enhanced esd/latch-up protection more than 1 million write cycles more than 40-year data retention packages ? rohs-compliant and halogen-free (ecopack2?) so8 (mn) 150 mils width tssop8 (dw) 169 mils width www.st.com
contents M24C16-125 m24c08-125 m24c04-125 m24c02-125 2/30 doc id 022564 rev 1 contents 1 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.1 serial clock (scl) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.2 serial data (sda) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.3 chip enable (e0, e1, e2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.3.1 write control (wc) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.4 supply voltage (v cc ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4.1 operating supply voltage v cc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4.2 power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4.3 device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4.4 power-down conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3 device operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.1 start condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.2 stop condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.3 acknowledge bit (ack) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.4 data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.5 memory addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.6 write operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.6.1 byte write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.6.2 page write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.6.3 minimizing system delays by polling on ack . . . . . . . . . . . . . . . . . . . . . 16 3.7 read operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.7.1 random address read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.7.2 current address read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 3.7.3 sequential read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 3.7.4 acknowledge in read mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4 initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5 maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 6 dc and ac parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 M24C16-125 m24c08-125 m24c04-125 m24c02-125 contents doc id 022564 rev 1 3/30 7 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8 part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 9 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 list of tables M24C16-125 m24c08-125 m24c04-125 m24c02-125 4/30 doc id 022564 rev 1 list of tables table 1. signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 table 2. device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 3. operating modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 4. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 5. operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 6. ac measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 7. input parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 8. dc characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 9. ac characteristics at 400 khz (i 2 c fast mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 10. ac characteristics at 100 khz (i 2 c standard mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 11. so8 narrow ? 8 lead plastic small outline, 150 mils body width, package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 table 12. tssop8 ? 8 lead thin shrink small outline, package mechanical data. . . . . . . . . . . . . . . . 27 table 13. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 14. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 M24C16-125 m24c08-125 m24c04-125 m24c02-125 list of figures doc id 022564 rev 1 5/30 list of figures figure 1. logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 2. 8-pin package connections (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 3. device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 4. i 2 c fast mode (f c = 400 khz): maximum rbus value versus bus parasitic capacitance (c bus ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 5. i2c bus protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 figure 6. write mode sequences with wc = 1 (data write inhibited) . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 7. write mode sequences with wc = 0 (data write enabled) . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 8. write cycle polling flowchart using ack . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 6 figure 9. read mode sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 10. ac measurement i/o waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 11. ac waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 12. so8 narrow ? 8 lead plastic small outline, 150 mils body width, package outline . . . . . . . 26 figure 13. tssop8 ? 8 lead thin shrink small outline, package outline . . . . . . . . . . . . . . . . . . . . . . . 27 description M24C16-125 m24c08-125 m24c04-125 m24c02-125 6/30 doc id 022564 rev 1 1 description the devices are electrically erasable prog rammable memories (eeproms) organized as as 2048x8 bits, 1024x8 bits, 512x8 bits, 256x8 bits (m24c16, m24c08, m24c04 and m24c02). the devices are compatible with all i2c modes up to 400 khz and can operate with a supply voltage range from 2.5 v up to 5.5 v. the devices are guaranteed over the -40c/+125c temperature range and are compliant with the automotive standard aec-q100 grade 1. figure 1. logic diagram figure 2. 8-pin package connections (top view) 1. nc = not connected 2. see section 7: package mechanical data for package dimensions, and how to identify pin-1. table 1. signal names signal name function direction e0, e1, e2 chip enable input sda serial data input/output scl serial clock input wc write control input v cc supply voltage v ss ground ai02033 3 e0-e2 sda v cc m24cxx wc scl v ss - 3 6 3 $ ! 6 3 3 3 # , 7 # 6 # # - # x x + b + b + b + b . # . # . # % . # . # % % . # % % % M24C16-125 m24c08-125 m24c04-125 m24c02-125 signal description doc id 022564 rev 1 7/30 2 signal description 2.1 serial clock (scl) this input signal is used to strobe all data in and out of the device. in applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor can be connected from serial clock (scl) to v cc . ( figure 4 indicates how the value of the pull-up resistor can be calculated). in most applications, though, this method of sy nchronization is not employed, and so the pull- up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output. 2.2 serial data (sda) this bidirectional signal is used to transfer data in or out of the device. it is an open drain output that may be wire-ored with other open drain or open collector signals on the bus. a pull up resistor must be connected from serial data (sda) to v cc . ( figure 4 indicates how the value of the pull-up resistor can be calculated). 2.3 chip enable (e0, e1, e2) these input signals are used to set the value that is to be looked for on the least significant bits of the 7-bit device select code. these inputs must be tied to v cc or v ss , to establish the device select code as shown in figure 3 . when not connected (left floating), ei inputs are read as low (0). figure 3. device select code 2.3.1 write control (wc ) this input signal is useful for protecting the entire contents of the memory from inadvertent write operations. write operations are disabled to the entire memory array when write control (wc ) is driven high. when unconnected, the signal is internally read as v il , and write operations are allowed. when write control (wc ) is driven high, device select and address bytes are acknowledged, data bytes are not acknowledged. ai11650 v cc m24cxx v ss e i v cc m24cxx v ss e i signal description M24C16-125 m24c08-125 m24c04-125 m24c02-125 8/30 doc id 022564 rev 1 2.4 supply voltage (v cc ) 2.4.1 operating supply voltage v cc prior to selecting the memory and issuing instructions to it, a valid and stable v cc voltage within the specified [v cc (min), v cc (max)] range must be applied (see operating conditions in section 6: dc and ac parameters ). in order to secure a stable dc supply voltage, it is recommended to decouple the v cc line with a suitable capacitor (usually of the order of 10 nf to 100 nf) close to the v cc /v ss package pins. this voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle (t w ). 2.4.2 power-up conditions the v cc voltage has to rise continuously from 0 v up to the minimum v cc operating voltage defined in operating conditions in section 6: dc and ac parameters and the rise time must not vary faster than 1 v/s. 2.4.3 device reset in order to prevent inadvertent write operations during power-up, a power-on-reset (por) circuit is included. at power-up (continuous rise of v cc ), the device does not respond to any instruction until v cc reaches the power-on-reset threshold voltage (this threshold is lower than the minimum v cc operating voltage defined in operating conditions in section 6: dc and ac parameters ). when v cc passes over the por threshold, the device is reset and enters the standby power mode. the device, however, must not be accessed until v cc reaches a valid and stable v cc voltage within the specified [v cc (min), v cc (max)] range. in a similar way, during power-down (continuous decrease in v cc ), as soon as v cc drops below the power-on-reset threshold voltage, the device stops responding to any instruction sent to it. 2.4.4 power-down conditions during power-down (continuous decrease in v cc ), the device must be in the standby power mode (mode reached after decoding a stop cond ition, assuming that there is no internal write cycle in progress). M24C16-125 m24c08-125 m24c04-125 m24c02-125 signal description doc id 022564 rev 1 9/30 figure 4. i 2 c fast mode (f c = 400 khz): maximum rbus value versus bus parasitic capacitance (c bus ) figure 5. i2c bus protocol a i b " u s l i n e c a p a c i t o r p & |